



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/917,842	07/27/2001	Barry L. Chin	5017/ISM/CORE MCVD/SB	3573
32588	7590	09/21/2004	EXAMINER	
APPLIED MATERIALS, INC. 2881 SCOTT BLVD. M/S 2061 SANTA CLARA, CA 95050			KOSOWSKI, ALEXANDER J	
ART UNIT	PAPER NUMBER		2125	

DATE MAILED: 09/21/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

QJ.3

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/917,842	CHIN ET AL.
	Examiner	Art Unit
	Alexander J Kosowski	2125

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) Responsive to communication(s) filed on 04 June 2004.
- 2a) This action is **FINAL**.      2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) Claim(s) 1-41 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-41 is/are rejected.
- 7) Claim(s) 30 and 37 is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 27 July 2001 is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \*    c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 2/16/04, 2/20/04
- 4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_

**DETAILED ACTION**

1) Claims 1-19, as amended 06/04/04, and new claims 20-41 are presented for examination.

***Claim Objections***

2) Claims 30 and 37 are objected to because of the following informalities:

Referring to claim 30, the phrase “29” should read --claim 29--.

Also referring to claim 30, the phrase “at least one regions is” should read --at least one regions are--.

Claim 37 is objected to under 37 CFR 1.75 as being a substantial duplicate of claim 30.

When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

Appropriate correction is required.

***Claim Rejections - 35 USC § 112***

3) The 112 rejections of claim 17 from the previous office action are hereby withdrawn in light of the amendment filed 06/04/04.

***Claim Rejections - 35 USC § 102***

4) The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5) Claims 20-22, 25-32 and 35-38 are rejected under 35 U.S.C. 102(b) as being unpatentable over Nath et al (U.S. Pat 4,423,701). The claimed invention reads on Nath as follows:

Referring to claim 20, Nath discloses an apparatus comprising a deposition chamber, wherein the deposition chamber is divided into two or more deposition regions that are integrally connected to one another, at least one of said regions being adapted to support deposition of a monolayer upon a surface of a substrate, and a wafer support disposed in the deposition chamber, wherein the wafer support is moveable between the two or more interconnected deposition regions (col. 7 lines 67-68 and col. 8 lines 1-46 and Figure 4, whereby individual wafers may be moved between connected deposition chambers).

Referring to claim 21, Nath discloses that at least one of the regions is sealed to minimize the intermixing of deposition gases within two or more deposition regions (col. 8 lines 47-68 and col. 9 lines 1-8).

Referring to claims 22, Nath teaches that said chamber further comprises an orifice for each of said deposition regions, each orifice adapted to provide process gas to a respective deposition region (col. 7 line 51 through col. 8 line 19 and Figure 4, whereby it is noted than an orifice is needed in each deposition chamber to supply gas).

Referring to claims 25-26, Nath teaches that one of said deposition regions may be vertically stacked above another of said deposition regions, and that the deposition regions are positioned side by side (col. 7 lines 62-66 and Figure 4).

Referring to claim 27, Nath teaches that at least one deposition region is adapted to support deposition of a second monolayer (col. 7 line 51 through col. 8 line 19 and Figure 4).

Referring to claim 28, Nath teaches that at least one deposition region is adapted to support deposition via chemisorption (col. 7 line 51 through col. 8 line 19).

Referring to claim 29, Nath teaches an apparatus comprising a deposition chamber wherein the deposition chamber is divided into one or more deposition regions that are integrally interconnected to one another, at least one of said deposition regions being adapted to support deposition of a first monolayer upon a surface of a substrate and at least one of said deposition regions being optionally sealable from the other deposition regions; and a wafer support disposed in the deposition chamber, wherein the wafer support is moveable between two or more interconnected deposition regions (col. 7 lines 67-68 and col. 8 lines 1-46 and Figure 4, whereby individual wafers may be moved between connected deposition chambers).

Referring to claim 30, see rejection of claim 27 above.

Referring to claim 31, see rejection of claim 21 above.

Referring to claims 32, see rejection of claim 22 above.

Referring to claims 35-36, see rejection of claims 25-26 above.

Referring to claim 37, see rejection of claim 30 above.

Referring to claim 38, see rejection of claim 28 above.

#### ***Claim Rejections – 35 USC § 103***

6) The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7) Claims 1, 3, 5-9, 13-15, 17, 19, 40 and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nath et al (U.S. Pat 4,423,701), further in view of Okase et al (U.S. Pat 6,497,676).

Referring to claim 1, Nath discloses an apparatus comprising a deposition chamber, wherein the deposition chamber is divided into two or more deposition regions that are integrally connected to one another, whereby a wafer is moveable between the two or more interconnected deposition regions (col. 7 lines 67-68 and col. 8 lines 1-46 and Figure 4, whereby individual wafers may be moved between connected deposition chambers). However, Nath does not explicitly teach a wafer support disposed in the deposition chamber, wherein the wafer support is vertically moveable between the two or more interconnected deposition regions.

Okase teaches an apparatus comprising a deposition chamber wherein a wafer support is vertically moveable to elevate or de-elevate a wafer to be processed (col. 4 lines 38-63).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize a vertically moveable wafer support disposed in the deposition chamber to move a wafer between interconnected deposition regions in the invention taught by Nath since a vertically moveable wafer support would allow a substrate to be easily conveyed although the substantially full surface of the peripheral area of the substrate is supported, since concentration of stress on a substrate can be restrained, and since a thermal process can be conducted uniformly within a surface of a substrate because heating from a peripheral area of the substrate may be restrained by utilizing a built-in heater in such a supporting body (Okase, col. 2 lines 5-11 and lines 29-31).

Referring to claim 3, Nath discloses a heater wherein the heater is adapted to control the temperature of the wafer support (Abstract, whereby heating elements warm the substrate to a desired temperature).

Referring to claims 5-6, Nath discloses that the deposition regions are integrally connected with an aperture and that the aperture is sealed to minimize the intermixing of deposition gases between the regions (col. 8 lines 47-68 and col. 9 lines 1-8, whereby a “gas gate” is considered an aperture).

Referring to claims 7-9, Nath discloses the apparatus shown above. However, Nath does not explicitly teach a gas supply panel coupled to the deposition chamber, nor gas lines which couple the gas supply panel to the deposition chamber, nor a gas exhaust pump coupled to the deposition chamber.

Okase teaches an apparatus comprising a deposition chamber coupled to a gas supply panel via gas lines (col. 3 lines 42-50, whereby a gas port would be connected to a supply system via a line), and comprising a gas exhaust pump coupled to the deposition chamber (col. 3 lines 42-50).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize a gas exhaust pump in the apparatus taught by Nath since an exhaust pump would allow gases to be removed from the processing tube (Okase, col. 3 lines 45-47) and to utilize a gas control panel and gas supply lines in the apparatus taught by Nath since this would allow the introduction of process gas and / or inert gas into the processing tube (Okase, col. 3 lines 42-43).

Referring to claim 13, Nath discloses that the first and second deposition regions may be vertically stacked (col. 7 lines 62-66).

Referring to claims 14-15, Nath discloses first and second orifices for providing process gas to first and second deposition regions (col. 7 line 51 through col. 8 line 19 and Figure 4, whereby it is noted than an orifice is needed in each deposition chamber to supply gas) and that the first orifice may be disposed vertically above the second orifice (col. 7 lines 62-66, whereby the deposition regions may be vertically stacked and therefore the orifices would be vertically disposed).

Referring to claim 17, Nath discloses a method of depositing a material layer on a substrate comprising a first deposition region and a second deposition region, wherein the first and second deposition regions are integrally connected to one another (col. 7 line 51 through col. 8 line 19 and Figure 4), depositing a first monolayer on a wafer in the first deposition region, moving the wafer to the second deposition region, and depositing a layer on the wafer in the second deposition region (col. 7 line 67 through col. 8 line 2 and col. 8 lines 36-40, whereby individual wafers may be moved between connected deposition chambers). However, Nath does not explicitly teach positioning a substrate on a wafer support in the deposition chamber, nor elevating the wafer positioned on the substrate support to the second deposition region.

Okase teaches an apparatus comprising a deposition chamber wherein a wafer support is vertically moveable to elevate or de-elevate a wafer to be processed (col. 4 lines 38-63).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize a vertically moveable wafer support disposed in the deposition chamber to move a wafer between interconnected deposition regions in the invention taught by Nath since a

vertically moveable wafer support would allow a substrate to be easily conveyed although the substantially full surface of the peripheral area of the substrate is supported, since concentration of stress on a substrate can be restrained, and since a thermal process can be conducted uniformly within a surface of a substrate because heating from a peripheral area of the substrate may be restrained by utilizing a built-in heater in such a supporting body (Okase, col. 2 lines 5-11 and lines 29-31).

Referring to claim 19, Nath discloses that first and second gases are introduced into the first and second deposition regions (col. 6 lines 34-47 and col. 7 line 67 through col. 8 line 2, whereby it is noted that each deposition region contains a distinct gas).

Referring to claims 40-41, Nath teaches that one of said deposition regions may be vertically stacked above another of said deposition regions, and that the deposition regions are positioned side by side and substrates may be moved horizontally (col. 7 lines 62-66 and Figure 4). However, Nath does not explicitly teach a wafer support disposed in the deposition chamber, wherein the wafer support is vertically moveable between the two or more interconnected deposition regions.

Okase teaches an apparatus comprising a deposition chamber wherein a wafer support is vertically moveable to elevate or de-elevate a wafer to be processed (col. 4 lines 38-63).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize a vertically moveable wafer support disposed in the deposition chamber to move a wafer between interconnected deposition regions in the invention taught by Nath since a vertically moveable wafer support would allow a substrate to be easily conveyed although the substantially full surface of the peripheral area of the substrate is supported, since concentration

of stress on a substrate can be restrained, and since a thermal process can be conducted uniformly within a surface of a substrate because heating from a peripheral area of the substrate may be restrained by utilizing a built-in heater in such a supporting body (Okase, col. 2 lines 5-11 and lines 29-31).

8) Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nath and Okase as shown above, further in view of Matsukawa et al (U.S. Pat 5,518,542).

Referring to claim 2, Nath and Okase disclose the apparatus shown above. However, they do not explicitly teach a piston coupled to the wafer support for moving the wafer support between the two or more interconnected deposition regions.

Matsukawa teaches a wafer support whereby a piston is used to raise and lower the wafer (col. 7 lines 39-46).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize a piston coupled to the wafer support in the apparatus taught by Nath and Okase since using a piston in conjunction with a wafer support allows the wafer to be moved to multiple vertical positions (Matsukawa, col. 7 lines 39-54). In addition, the elevating mechanism used by Okase comprises a ball screw "or the like" (Okase, col. 4 lines 55-56). It is noted that using a piston is a well known alternative to utilizing a ball screw for lifting a platform.

9) Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nath as shown above, further in view of Okase, further in view of Doering et al (U.S. Pat 6,387,185).

Referring to claim 4, Nath and Okase disclose the apparatus shown above. However, they do not explicitly teach that the wafer support is an electrostatic chuck.

Doering teaches a deposition apparatus whereby a wafer in a processing chamber may be secured via an electrostatic chuck (col. 9 lines 48-51).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize an electrostatic chuck in the apparatus taught by Nath and Okase since clamping a substrate to an electrostatic chuck prevents backside deposition of the substrate (Doering, col. 7 lines 21-24).

10) Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nath and Okase, further in view of Sherman (U.S. Pat 5,916,365).

Referring to claim 18, Nath and Okase disclose the method above. However, they do not explicitly teach depositing a second monolayer on the wafer in the first deposition region.

Sherman teaches a chemical vapor deposition apparatus whereby multiple monolayers are deposited in a single deposition region (col. 5 lines 9-33).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to deposit multiple monolayers in a single deposition region in the method taught by Nath and Okase since this would allow a film of a desired thickness to be grown (Sherman, col. 5 lines 20-21).

11) Claims 10, 11, 12 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sherman (U.S. Pat 5,916,365), further in view of Nath, further in view of Okase.

Referring to claim 10, Sherman discloses a method of depositing a material layer on a substrate comprising positioning a wafer on a wafer support in a deposition chamber (col. 5 lines 62-63), introducing a first deposition gas into the chamber wherein a first monolayer of the deposition gas is chemisorbed onto the surface of the substrate (col. 6 lines 27-33), then exhausting the first deposition gas and introducing a new deposition gas into the chamber whereby a first monolayer of a second deposition gas is chemisorbed on the first monolayer of the first deposition gas (col. 6 lines 33-41), and repeating these steps until a material layer having a desired thickness is achieved (col. 6 lines 42-43). However, Sherman does not explicitly teach that the deposition chamber comprises two deposition regions nor that the wafer support is capable of changing elevations between said regions for each deposition stage.

Nath teaches an apparatus comprising a deposition chamber, wherein the deposition chamber is divided into two or more deposition regions that are integrally connected to one another wherein a wafer is moveable between the two or more interconnected deposition regions (col. 7 lines 67-68 and col. 8 lines 1-46 and Figure 4, whereby individual wafers may be moved between connected deposition chambers).

Okase teaches an apparatus comprising a deposition chamber wherein a wafer support is vertically moveable to elevate or de-elevate a wafer to be processed (col. 4 lines 38-63).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to move the wafer support shown by Sherman between interconnected deposition regions in order to accomplish multiple stages of deposition since this would allow successive layers to be deposited on a substrate (Nath, col. 3 lines 33-36) and since moving the wafer

support between multiple regions would allow for quicker deposition than the process of introducing a gas, completely exhausting said gas, introducing a second gas, and repeating.

Therefore, it also would have been obvious to one skilled in the art at the time the invention was made to utilize a vertically moveable wafer support disposed in the deposition chamber to move a wafer between interconnected deposition regions in the invention taught by Sherman since a vertically moveable wafer support would allow a substrate to be easily conveyed although the substantially full surface of the peripheral area of the substrate is supported, since concentration of stress on a substrate can be restrained, and since a thermal process can be conducted uniformly within a surface of a substrate because heating from a peripheral area of the substrate may be restrained by utilizing a built-in heater in such a supporting body (Okase, col. 2 lines 5-11 and lines 29-31).

Referring to claim 11, the claim varies from claim 10 in that it claims a software routine executed on a computer storage medium rather than a method. The rejected method of claim 10 could inherently be executed via a software routine on a computer storage medium. Therefore, referring to claim 11, see rejection of claim 10 above.

Referring to claim 12, Sherman discloses the executable software routine above. However, Sherman does not explicitly teach changing the elevation of the substrate support.

Okase teaches an apparatus comprising a deposition chamber wherein a wafer support is vertically moveable to elevate or de-elevate a wafer to be processed (col. 4 lines 38-63).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize a vertically moveable wafer support disposed in the deposition chamber to move a wafer in the invention taught by Sherman since a vertically moveable wafer support

would allow a substrate to be easily conveyed although the substantially full surface of the peripheral area of the substrate is supported, since concentration of stress on a substrate can be restrained, and since a thermal process can be conducted uniformly within a surface of a substrate because heating from a peripheral area of the substrate may be restrained by utilizing a built-in heater in such a supporting body (Okase, col. 2 lines 5-11 and lines 29-31).

Referring to claim 16, see rejection of claim 12 above.

12) Claims 23-24, 33-34 and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nath, further in view of Sherman.

Referring to claims 23-24, Nath teaches the above. However, Nath does not explicitly teach that each orifice is adapted to provide differing process gases, and that at least one of said orifices is adapted to provide process gas and purge gas.

Sherman teaches that the use of purge gas is well known in chemical deposition (col. 2 lines 5-18).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize a purge gas and a process gas in the invention taught by Nath since purge gas would allow removal of excess gas from the deposition region (Sherman, col. 2 lines 5-18).

Referring to claims 33-34, see rejection of claims 23-24 above.

Referring to claim 39, Nath teaches the above. However, Nath does not explicitly teach flowing a purge gas into at least one of the integrally connected deposition regions between the introduction of the first and second deposition gases.

Sherman teaches that the use of purge gas is well known in chemical deposition (col. 2 lines 5-18).

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to utilize a purge gas in the invention taught by Nath since this would allow removal of excess gas from the deposition region (Sherman, col. 2 lines 5-18).

***Response to Arguments***

13) With regard to applicant's argument of claim 1 that Nath does not teach two or more integrally connected deposition regions, Examiner stands behind the original rejection above. Examiner notes that the phrase "integrally connected" is very broad and the multiple connected deposition regions taught by Nath in the rejection above clearly read upon the claim.

With regard to applicant's other arguments of claim 1, specifically that Nath does not teach "a wafer support vertically moveable between the two or more interconnected deposition regions" and that Okase does not teach "multiple deposition regions", Examiner notes that one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). In addition, the test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference; nor is it that the claimed invention must be expressly suggested in any one or all of the references. Rather, the test is what the combined teachings of the references would have suggested to those of ordinary skill in the art. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981). Nath teaches integrally connected deposition regions

where substrates are moved throughout, and Okase teaches the use of a vertical wafer support to move wafers in a deposition apparatus. As a 103 combination, they read on claim 1.

With regard to applicant's arguments of claims 17 and 19, Examiner notes the response above with regard to claim 1. Nath and Okase together clearly teach the use of multiple connected deposition regions and vertically moveable wafer transports in deposition apparatuses.

With regard to applicant's arguments of claim 2, Examiner notes that Matsukawa is used purely as a teaching of the use of pistons in wafer supports. Nath and Okase are the references used to teach integrally connected deposition regions and vertically moveable wafer supports.

With regard to applicant's arguments of claim 4, Examiner notes that Doering is used purely as a teaching of the use of electrostatic chucks in wafer supports. Nath and Okase are the references used to teach integrally connected deposition regions and vertically moveable wafer supports.

With regard to applicant's arguments of claim 18, Examiner notes that each deposition region in Nath is used to sequentially deposit layers onto a substrate, and the substrate is moved between the regions. Okase teaches elevating substrates with a wafer support, and Sherman teaches depositing multiple monolayers on a substrate. Since each deposition region of Nath can be used with a different process gas or to deposit another layer, Examiner stands behind the rejection above that claim 18 is obvious in view of all three references above.

With regard to applicant's arguments of claims 10 and 16, Examiner stands behind the rejection above in view of all three references. Sherman teaches multi-stage deposition to form monolayers on a substrate, Nath teaches multiple deposition regions interconnected where wafers

are moveable between the regions, and Okase teaches the use of a wafer support capable of changing elevation.

With regard to applicant's arguments of claims 11-12, Examiner notes the response to arguments above with regard to claims 10 and 16.

With regard to new claims 20-41, Examiner notes the new art rejection above.

*Conclusion*

14) **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.


15) Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander J Kosowski whose telephone number is 703-305-3958. The examiner can normally be reached on Monday through Friday, alternating Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Leo Picard can be reached on 703-308-0538. The fax phone number for the

organization where this application or proceeding is assigned is (703) 872-9306. In addition, the examiner's RightFAX number is 703-746-8370.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

Alexander J. Kosowski  
Patent Examiner  
Art Unit 2125



LEO PICARD  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100